

## **EN25Q64**

# 64 Megabit Serial Flash Memory with 4Kbyte Uniform Sector

#### **FEATURES**

- Single power supply operation
- Full voltage range: 2.7-3.6 volt
- · Serial Interface Architecture
- SPI Compatible: Mode 0 and Mode 3
- 64 M-bit Serial Flash
- 64 M-bit/8192 K-byte/32768 pages
- 256 bytes per programmable page
- · Standard, Dual or Quad SPI
- Standard SPI: CLK, CS#, DI, DO, WP#
- Dual SPI: CLK, CS#, DQ<sub>0</sub>, DQ<sub>1</sub>, WP#
- Quad SPI: CLK, CS#, DQ0, DQ1, DQ2, DQ3
- High performance
- 104MHz clock rate for one data bit
- 80MHz clock rate for two data bits
- 50MHz clock rate for four data bits
- Low power consumption
- 12 mA typical active current
- 1 μA typical power down current
- Uniform Sector Architecture:
- 2048 sectors of 4-Kbyte
- 128 blocks of 64-Kbyte
- Any sector or block can be erased individually

- Software and Hardware Write Protection:
- Write Protect all or portion of memory via software
- Enable/Disable protection with WP# pin
- High performance program/erase speed
- Page program time: 1.3ms typical
- Sector erase time: 60ms typical
- Block erase time 300ms typical
- Chip erase time: 30 seconds typical
- Lockable 512 byte OTP security sector
- Minimum 100K endurance cycle
- Package Options
- 8 pins SOP 200mil body width
- 8 contact VDFN (5x6mm)
- 8 contact VDFN (6x8mm)
- 8 pins PDIP
- 16 pins SOP 300mil body width
- 24 balls TFBGA (6x8mm)
- All Pb-free packages are RoHS compliant
- Industrial temperature Range


## **GENERAL DESCRIPTION**

The EN25Q64 is a 64 Megabit (8192K-byte) Serial Flash memory, with advanced write protection mechanisms. The EN25Q64 supports the standard Serial Peripheral Interface (SPI), and a high performance Dual output as well as Quad I/O using SPI pins: Serial Clock, Chip Select, Serial DQ $_0$ (DI), DQ $_1$ (DO), DQ $_2$ (WP#) and DQ $_3$ (NC). SPI clock frequencies of up to 80MHz are supported allowing equivalent clock rates of 160MHz for Dual Output when using the Dual Output Fast Read instructions, and SPI clock frequencies of up to 50MHz are supported allowing equivalent clock rates of 200MHz for Quad Output when using the Quad Output Fast Read instructions. The memory can be programmed 1 to 256 bytes at a time, using the Page Program instruction.


The EN25Q64 is designed to allow either single Sector/Block at a time or full chip erase operation. The EN25Q64 can be configured to protect part of the memory as the software protected mode. The device can sustain a minimum of 100K program/erase cycles on each sector or block.




# Figure.1 CONNECTION DIAGRAMS



8 - LEAD SOP / PDIP




8 - LEAD VDFN



16 - LEAD SOP




# Top View, Balls Facing Down



24 - Ball TFBGA



Figure 2. BLOCK DIAGRAM



### Note:

- 1.  $DQ_0$  and  $DQ_1$  are used for Dual and Quad instructions.
- 2.  $DQ_0 \sim DQ_3$  are used for Quad instructions.



Table 1. Pin Names

Symbol	Pin Name
CLK	Serial Clock Input
DI (DQ <sub>0</sub> )	Serial Data Input (Data Input Output 0) *1
DO (DQ <sub>1</sub> )	Serial Data Output (Data Input Output 1) *1
CS#	Chip Enable
WP# (DQ <sub>2</sub> )	Write Protect (Data Input Output 2) *2
NC(DQ <sub>3</sub> )	Not Connect (Data Input Output 3) *2
Vcc	Supply Voltage (2.7-3.6V)
Vss	Ground
NC	No Connect

#### Note:

- 1. DQ<sub>0</sub> and DQ<sub>1</sub> are used for Dual and Quad instructions.
- 2.  $DQ_0 \sim DQ_3$  are used for Quad instructions.

#### SIGNAL DESCRIPTION

### Serial Data Input, Output and IOs (DI, DO and DQ<sub>0</sub>, DQ<sub>1</sub>, DQ<sub>2</sub>, DQ<sub>3</sub>)

The EN25Q64 support standard SPI, Dual SPI and Quad SPI operation. Standard SPI instructions use the unidirectional DI (input) pin to serially write instructions, addresses or data to the device on the rising edge of the Serial Clock (CLK) input pin. Standard SPI also uses the unidirectional DO (output) to read data or status from the device on the falling edge CLK.

Dual and Quad SPI instruction use the bidirectional IO pins to serially write instruction, addresses or data to the device on the rising edge of CLK and read data or status from the device on the falling edge of CLK.

#### Serial Clock (CLK)

The SPI Serial Clock Input (CLK) pin provides the timing for serial input and output operations. ("See SPI Mode")

#### Chip Select (CS#)

The SPI Chip Select (CS#) pin enables and disables device operation. When CS# is high the device is deselected and the Serial Data Output (DO, or  $DQ_0$ ,  $DQ_1$ ,  $DQ_2$  and  $DQ_3$ ) pins are at high impedance. When deselected, the devices power consumption will be at standby levels unless an internal erase, program or status register cycle is in progress. When CS# is brought low the device will be selected, power consumption will increase to active levels and instructions can be written to and data read from the device. After power-up, CS# must transition from high to low before a new instruction will be accepted.

#### Write Protect (WP#)

The Write Protect (WP#) pin can be used to prevent the Status Register from being written. Used in conjunction with the Status Register's Block Protect (BP0, BP1, BP2 and BP3) bits and Status Register Protect (SRP) bits, a portion or the entire memory array can be hardware protected. The WP# function is only available for standard SPI and Dual SPI operation, when during Quad SPI, this pin is the Serial Data IO (DQ<sub>2</sub>) for Quad I/O operation.



# **MEMORY ORGANIZATION**

- The memory is organized as:

  8,388,608 bytes
  Uniform Sector Architecture 128 blocks of 64-Kbyte 2048 sectors of 4-Kbyte
- 32768 pages (256 bytes each)

Each page can be individually programmed (bits are programmed from 1 to 0). The device is Sector, Block or Chip Erasable but not Page Erasable.

Rev. J, Issue Date: 2011/07/07



Table 2. Uniform Block Sector Architecture ( 1/4 )

Block	Sector	Addres	ss range
	2047	7FF000h	7FFFFFh
127	i		i
	2032	7F0000h	7F0FFFh
	2031	7EF000h	7EFFFFh
126			:
	2016	7E0000h	7E0FFFh
	2015	7DF000h	7DFFFFh
125			i i
	2000	7D0000h	7D0FFFh
	1999	7CF000h	7CFFFFh
124			:
	1984	7C0000h	7C0FFFh
	1983	7BF000h	7BFFFFh
123			
	1968	7B0000h	7B0FFFh
	1967	7AF000h	7AFFFFh
122		<u> </u>	<u> </u>
	1952	7A0000h	7A0FFFh
	1951	79F000h	79FFFFh
121	:	:	i
	1936	790000h	790FFFh
	1935	78F000h	78FFFFh
120	:	:	:
	1920	780000h	780FFFh
	1919	77F000h	77FFFFh
119	:	:	:
	1904	770000h	770FFFh
	1903	76F000h	76FFFFh
118		:	:
	1888	760000h	760FFFh
	1887	75F000h	75FFFFh
117	:	:	:
	1872	750000h	750FFFh
	1871	74F000h	74FFFFh
116	:	:	:
	1856	740000h	740FFFh
	1855	73F000h	73FFFFh
115	:	:	:
	1840	730000h	730FFFh
	1839	72F000h	72FFFFh
114	:	:	:
	1824	720000h	720FFFh
	1823	71F000h	71FFFFh
113	:	:	:
	1808	710000h	710FFFh
	1807	70F000h	70FFFFh
112	:	:	:
''-	1972	700000h	700FFFh
L	1012	7 0000011	70011111

Block	Sector	tor Address range				
	1791	6FF000h	6FFFFFh			
111			:			
	1776	6F0000h	6F0FFFh			
	1775	6EF000h	6EFFFFh			
110			:			
	1760	6E0000h	6E0FFFh			
	1759	6DF000h	6DFFFFh			
109			:			
	1744	6D0000h	6D0FFFh			
	1743	6CF000h	6CFFFFh			
108			:			
	1728	6C0000h	6C0FFFh			
	1727	6BF000h	6BFFFFh			
107			:			
	1712	6B0000h	6B0FFFh			
	1711	6AF000h	6AFFFFh			
106			:			
	1696	6A0000h	6A0FFFh			
	1695	69F000h	69FFFFh			
105			:			
	1680	690000h	690FFFh			
	1679	68F000h	68FFFFh			
104			:			
	1664	680000h	680FFFh			
	1663	67F000h	67FFFFh			
103			:			
	1648	670000h	670FFFh			
	1647	66F000h	66FFFFh			
102		:				
	1632	660000h	660FFFh			
	1631	65F000h	65FFFFh			
101	:		:			
	1616	650000h	650FFFh			
	1615	64F000h	64FFFFh			
100			1			
	1600	640000h	640FFFh			
	1599	63F000h	63FFFFh			
99						
	1584	630000h	630FFFh			
	1583	62F000h	62FFFFh			
98	i i					
	1568	620000h	620FFFh			
	1567	61F000h	61FFFFh			
97						
	1552	610000h	610FFFh			
	1551	60F000h	60FFFFh			
96						
	1536	600000h	600FFFh			



Table 2. Uniform Block Sector Architecture ( 2/4 )

Block	Sector	Addres	Address range				
	1535	5FF000h	5FFFFFh				
95	:		:				
	1520	5F0000h	5F0FFFh				
	1519	5EF000h	5EFFFFh				
94	:		:				
	1504	5E0000h	5E0FFFh				
	1503	5DF000h	5DFFFFh				
93	:		:				
	1488	5D0000h	5D0FFFh				
	1487	5CF000h	5CFFFFh				
92							
	1472	5C0000h	5C0FFFh				
	1471	5BF000h	5BFFFFh				
91			i i				
	1456	5B0000h	5B0FFFh				
	1455	5AF000h	5AFFFFh				
90			:				
	1440	5A0000h	5A0FFFh				
	1439	59F000h	59FFFFh				
89			:				
	1424	590000h	590FFFh				
	1423	58F000h	58FFFFh				
88			:				
	1408	580000h	580FFFh				
	1407	57F000h	57FFFFh				
87			:				
	1392	570000h	570FFFh				
	1391	56F000h	56FFFFh				
86							
	1376	560000h	560FFFh				
	1375	55F000h	55FFFFh				
85	:		:				
	1360	550000h	550FFFh				
	1359	54F000h	54FFFFh				
84		:	:				
	1344	540000h	540FFFh				
	1343	53F000h	53FFFFh				
83							
	1328	530000h	530FFFh				
	1327	52F000h	52FFFFh				
82			:				
	1312	520000h	520FFFh				
	1311	51F000h	51FFFFh				
81							
	1296	510000h	510FFFh				
	1295	50F000h	50FFFFh				
80							
	1280	500000h	500FFFh				
1							

Block	Sector	ector Address range				
	1279 4FF000h		4FFFFFh			
79						
	1264	4F0000h	4F0FFFh			
	1263	4EF000h	4EFFFFh			
78						
	1248	4E0000h	4E0FFFh			
	1247	4DF000h	4DFFFFh			
77		:				
	1232	4D0000h	4D0FFFh			
	1231	4CF000h	4CFFFFh			
76		:				
	1216	4C0000h	4C0FFFh			
	1215	4BF000h	4BFFFFh			
75			:			
	1200	4B0000h	4B0FFFh			
	1119	4AF000h	4AFFFFh			
74			:			
	1184	4A0000h	4A0FFFh			
	183	49F000h	49FFFFh			
73						
	1168	490000h	490FFFh			
	1167	48F000h	48FFFFh			
72						
	1152	480000h	480FFFh			
	1151	47F000h	47FFFFh			
71			:			
	1136	470000h	470FFFh			
	1135	46F000h	46FFFFh			
70						
	1120	460000h	460FFFh			
	1119	45F000h	45FFFFh			
69		:				
	1104	450000h	450FFFh			
	1103	44F000h	44FFFFh			
68						
	1088	440000h	440FFFh			
	1087	43F000h	43FFFFh			
67						
	1072	430000h	430FFFh			
	1071	42F000h	42FFFFh			
66						
	1056	420000h	420FFFh			
	1055	41F000h	41FFFFh			
65						
	1040	410000h	410FFFh			
	1039	40F000h	40FFFFh			
64						
	1024	400000h	400FFFh			



Table 2. Uniform Block Sector Architecture (3/4)

Block	Sector	Addres	ss range
	1023	3FF000h	3FFFFFh
63	i		i
	1008	3F0000h	3F0FFFh
	1007	3EF000h	3EFFFFh
62			:
	992	3E0000h	3E0FFFh
	991	3DF000h	3DFFFFh
61			:
	976	3D0000h	3D0FFFh
	975	3CF000h	3CFFFFh
60			:
	960	3C0000h	3C0FFFh
	959	3BF000h	3BFFFFh
59			
	944	3B0000h	3B0FFFh
	943	3AF000h	3AFFFFh
58			<u> </u>
	928	3A0000h	3A0FFFh
	927	39F000h	39FFFFh
57	:	:	:
	912	390000h	390FFFh
	911	38F000h	38FFFFh
56	:	:	:
	896	380000h	380FFFh
	895	37F000h	37FFFFh
55	:	:	:
	880	370000h	370FFFh
	879	36F000h	36FFFFh
54	1	:	:
	864	360000h	360FFFh
	863	35F000h	35FFFFh
53		:	:
	848	350000h	350FFFh
	847	34F000h	34FFFFh
52	:	:	:
	832	340000h	340FFFh
	831	33F000h	33FFFFh
51	001	:	:
]	816	330000h	330FFFh
	815	32F000h	32FFFFh
50	:	:	:
	800	320000h	320FFFh
	799	31F000h	31FFFFh
49	199	1 30011	:
'	784	310000h	310FFFh
	783	30F000h	30FFFFh
48	703	501 00011	:
70	-	3000006	: 300FFFh
	768	300000h	SUUFFII

Block	Sector Address range					
	767	2FF000h	2FFFFFh			
47						
	752	2F0000h	2F0FFFh			
	751	2EF000h	2EFFFFh			
46			:			
	736	2E0000h	2E0FFFh			
	735	2DF000h	2DFFFFh			
45			:			
	720	2D0000h	2D0FFFh			
	719	2CF000h	2CFFFFh			
44			:			
	704	2C0000h	2C0FFFh			
	703	2BF000h	2BFFFFh			
43			:			
	688	2B0000h	2B0FFFh			
	687	2AF000h	2AFFFFh			
42			:			
	672	2A0000h	2A0FFFh			
	671	29F000h	29FFFFh			
41			:			
	656	290000h	290FFFh			
	655	28F000h	28FFFFh			
40	:		<u> </u>			
	640	280000h	280FFFh			
	639	27F000h	27FFFFh			
39			:			
	624	270000h	270FFFh			
	623	26F000h	26FFFFh			
38			<u> </u>			
	608	260000h	260FFFh			
	607	25F000h	25FFFFh			
37			:			
	592	250000h	250FFFh			
	591	24F000h	24FFFFh			
36			1			
	576	240000h	240FFFh			
	575	23F000h	23FFFFh			
35	:	1	:			
	560	230000h	230FFFh			
	559	22F000h	22FFFFh			
34	:	1	:			
	544	220000h	220FFFh			
	543	21F000h	21FFFFh			
33	:		<u>:</u>			
	528	210000h	210FFFh			
	527	20F000h	20FFFFh			
32	:	:	:			
	512	200000h	200FFFh			
<b>.</b>	U 12	20000011	200.1111			



Table 2. Uniform Block Sector Architecture (4/4)

Block	Sector	Addres	ss range
	511	1FF000h	1FFFFFh
31			
	496	1F0000h	1F0FFFh
	495	1EF000h	1EFFFFh
30			
	480	1E0000h	1E0FFFh
	479	1DF000h	1DFFFFh
29			
	464	1D0000h	1D0FFFh
	463	1CF000h	1CFFFFh
28			i i
	448	1C0000h	1C0FFFh
	447	1BF000h	1BFFFFh
27			
	432	1B0000h	1B0FFFh
	431	1AF000h	1AFFFFh
26			
	416	1A0000h	1A0FFFh
	415	19F000h	19FFFF
25			
	400	190000h	190FFFh
	399	18F000h	18FFFFh
24			
	384	180000h	180FFFh
	383	17F000h	17FFFFh
23			
	368	170000h	170FFFh
	367	16F000h	16FFFFh
22			
	352	160000	160FFFh
	351	15F000	15FFFFh
21			i
	336	150000h	150FFFh
_	335	14F000h	14FFFFh
20			
	320	140000h	140FFFh
	319	13F000h	13FFFFh
19			
	304	130000h	130FFFh
	303	12F000h	12FFFFh
18		<u> </u>	<u> </u>
	288	120000h	120FFFh
	287	11F000h	11FFFFh
17		<u> </u>	<u> </u>
	272	110000h	110FFFh
	271	10F000h	10FFFFh
16			
	256	100000h	100FFFh

Block	Sector Address range					
2.55K	255	0FF000h	0FFFFFh			
15	:	:	:			
10	240	0F0000h	0F0FFFh			
	239	0F000011 0EF000h	0EFFFFh			
14	239	:	:			
14	224	: 0F0000b	: OFOFFFh			
	224	0E0000h	0E0FFFh			
40	223	0DF000h	0DFFFFh :			
13		:	:			
	208	0D0000h	0D0FFFh			
4.0	207	0CF000h	0CFFFFh			
12	:		i			
	192	0C0000h	0C0FFFh			
	191	0BF000h	0BFFFFh			
11						
	176	0B0000h	0B0FFFh			
	175	0AF000h	0AFFFFh			
10		<u>:</u>	<u>:</u>			
	160	0A0000h	0A0FFFh			
	159	09F000h	09FFFFh			
9						
Ü	144	090000h	090FFFh			
	143	08F000h	08FFFFh			
8	:	:	:			
	128	080000h	080FFFh			
	127	07F000h	07FFFFh			
7	:	:	:			
	112	070000h	: 070FFFh			
	111	06F000h	06FFFFh			
6	:	:	:			
6	:	:	:			
	96	060000h	060FFFh			
_	95	05F000h	05FFFFh :			
5		:	:			
	80	050000h	050FFFh			
l .	79	04F000h	04FFFFh			
4						
	64	040000h	040FFFh			
	63	03F000h	03FFFFh			
3						
	48	030000h	030FFFh			
	47	02F000h	02FFFFh			
2			:			
	32	020000h	020FFFh			
	31	01F000h	01FFFFh			
1						
	16	010000h	010FFFh			
	15	00F000h	00FFFFh			
		:	:			
	4	004000h	004FFFh			
0	3	003000h	003FFFh			
	2	002000h	003FFFh			
	1	002000h	002FFFh			
	0	000000h	000FFFh			
	U	UUUUUUN	UUUFFFII			




#### **OPERATING FEATURES**

#### **Standard SPI Modes**

The EN25Q64 is accessed through a SPI compatible bus consisting of four signals: Serial Clock (CLK), Chip Select (CS#), Serial Data Input (DI) and Serial Data Output (DO). Both SPI bus operation Modes 0 (0,0) and 3 (1,1) are supported. The primary difference between Mode 0 and Mode 3, as shown in Figure 3, concerns the normal state of the CLK signal when the SPI bus master is in standby and data is not being transferred to the Serial Flash. For Mode 0 the CLK signal is normally low. For Mode 3 the CLK signal is normally high. In either case data input on the DI pin is sampled on the rising edge of the CLK. Data output on the DO pin is clocked out on the falling edge of CLK.

Figure 3. SPI Modes




#### **Dual SPI Instruction**

The EN25Q64 supports Dual SPI operation when using the "Dual Output Fast Read and Dual I/O Fast Read "(3Bh and BBh) instructions. These instructions allow data to be transferred to or from the Serial Flash memory at two to three times the rate possible with the standard SPI. The Dual Read instructions are ideal for quickly downloading code from Flash to RAM upon power-up (code-shadowing) or for application that cache code-segments to RAM for execution. The Dual output feature simply allows the SPI input pin to also serve as an output during this instruction. When using Dual SPI instructions the DI and DO pins become bidirectional I/O pins;  $DQ_0$  and  $DQ_1$ . All other operations use the standard SPI interface with single output signal.

#### **Quad SPI Instruction**

The EN25Q64 supports Quad output operation when using the Quad I/O Fast Read (EBh). This instruction allows data to be transferred to or from the Serial Flash memory at four to six times the rate possible with the standard SPI. The Quad Read instruction offer a significant improvement in continuous and random access transfer rates allowing fast code-shadowing to RAM or for application that cache code-segments to RAM for execution. The EN25Q64 also supports full Quad Mode function while using the Enable Quad Peripheral Interface mode (EQPI) (38h). When using Quad SPI instruction the DI and DO pins become bidirectional I/O pins; DQ $_0$  and DQ $_1$ , and the WP# and NC pins become DQ $_2$  and DQ $_3$  respectively.

Figure 4. Quad SPI Modes



#### **Page Programming**

To program one data byte, two instructions are required: Write Enable (WREN), which is one byte, and a Page Program (PP) sequence, which consists of four bytes plus data. This is followed by the internal Program cycle (of duration  $t_{PP}$ ).

To spread this overhead, the Page Program (PP) instruction allows up to 256 bytes to be programmed at a time (changing bits from 1 to 0) provided that they lie in consecutive addresses on the same page of memory.

### Sector Erase, Block Erase and Chip Erase

The Page Program (PP) instruction allows bits to be reset from 1 to 0. Before this can be applied, the bytes of memory need to have been erased to all 1s (FFh). This can be achieved a sector at a time, using the Sector Erase (SE) instruction, a block at a time using the Block Erase (BE) instruction or throughout the entire memory, using the Chip Erase (CE) instruction. This starts an internal Erase cycle (of duration  $t_{\text{SE}}$   $t_{\text{BE}}$  or  $t_{\text{CE}}$ ). The Erase instruction must be preceded by a Write Enable (WREN) instruction.

#### Polling During a Write, Program or Erase Cycle

A further improvement in the time to Write Status Register (WRSR), Program (PP) or Erase (SE, BE or CE) can be achieved by not waiting for the worst case delay ( $t_W$ ,  $t_{PP}$ ,  $t_{SE}$ ,  $t_{BE}$  or  $t_{CE}$ ). The Write In Progress (WIP) bit is provided in the Status Register so that the application program can monitor its value, polling it to establish when the previous Write cycle, Program cycle or Erase cycle is complete.

#### Active Power, Stand-by Power and Deep Power-Down Modes

When Chip Select (CS#) is Low, the device is enabled, and in the Active Power mode. When Chip Select (CS#) is High, the device is disabled, but could remain in the Active Power mode until all internal cycles have completed (Program, Erase, Write Status Register). The device then goes into the Standby Power mode. The device consumption drops to  $I_{CC1}$ .

The Deep Power-down mode is entered when the specific instruction (the Enter Deep Power-down Mode (DP) instruction) is executed. The device consumption drops further to  $I_{CC2}$ . The device remains in this mode until another specific instruction (the Release from Deep Power-down Mode and Read Device ID (RDI) instruction) is executed.

All other instructions are ignored while the device is in the Deep Power-down mode. This can be used as an extra software protection mechanism, when the device is not in active use, to protect the device from inadvertent Write, Program or Erase instructions.



### **Status Register**

The Status Register contain a number of status and control bits that can be read or set (as appropriate) by specific instructions.

**WIP bit.** The Write In Progress (WIP) bit indicates whether the memory is busy with a Write Status Register, Program or Erase cycle.

WEL bit. The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch.

**BP3**, **BP2**, **BP1**, **BP0** bits. The Block Protect (BP3, BP2, BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase instructions.

**WPDIS bit.** The Write Protect disable (WPDIS) bit, non-volatile bit, when it is reset to "0" (factory default) to enable WP# function or is set to "1" to disable WP# function (can be floating during SPI mode.)

**SRP bit / OTP\_LOCK bit** The Status Register Protect (SRP) bit operates in conjunction with the Write Protect (WP#) signal. The Status Register Protect (SRP) bit and Write Protect (WP#) signal allow the device to be put in the Hardware Protected mode. In this mode, the non-volatile bits of the Status Register (SRP, BP3, BP2, BP1, BP0) become read-only bits.

In OTP mode, this bit serves as OTP\_LOCK bit, user can read/program/erase OTP sector as normal sector while OTP\_LOCK bit value is equal 0, after OTP\_LOCK bit is programmed with 1 by WRSR command, the OTP sector is protected from program and erase operation. The OTP\_LOCK bit can only be programmed once.

**Note**: In OTP mode, the WRSR command will ignore any input data and program OTP\_LOCK bit to 1, user must clear the protect bits before entering OTP mode and program the OTP code, then execute WRSR command to lock the OTP sector before leaving OTP mode.

#### **Write Protection**

Applications that use non-volatile memory must take into consideration the possibility of noise and other adverse system conditions that may compromise data integrity. To address this concern the EN25Q64 provides the following data protection mechanisms:

- Power-On Reset and an internal timer (t<sub>PUW</sub>) can provide protection against inadvertent changes while the power supply is outside the operating specification.
- Program, Erase and Write Status Register instructions are checked that they consist of a number of clock pulses that is a multiple of eight, before they are accepted for execution.
- All instructions that modify data must be preceded by a Write Enable (WREN) instruction to set the Write Enable Latch (WEL) bit. This bit is returned to its reset state by the following events:
  - Power-up
  - Write Disable (WRDI) instruction completion or Write Status Register (WRSR) instruction completion or Page Program (PP) instruction completion or Sector Erase (SE) instruction completion or Block Erase (BE) instruction completion or Chip Erase (CE) instruction completion
- The Block Protect (BP3, BP2, BP1, BP0) bits allow part of the memory to be configured as read-only. This is the Software Protected Mode (SPM).
- The Write Protect (WP#) signal allows the Block Protect (BP3, BP2, BP1, BP0) bits and Status Register Protect (SRP) bit to be protected. This is the Hardware Protected Mode (HPM).
- In addition to the low power consumption feature, the Deep Power-down mode offers extra software protection from inadvertent Write, Program and Erase instructions, as all instructions are ignored except one particular instruction (the Release from Deep Power-down instruction).



**Table 3. Protected Area Sizes Sector Organization** 

Status Register Content			ntent	Memory Content				
BP3 Bit	BP2 Bit	BP1 Bit	BP0 Bit	Protect Areas	Addresses	Density(KB)	Portion	
0	0	0	0	None	None	None	None	
0	0	0	1	Block 0 to 126	000000h-7EFFFFh	8128KB	Lower 127/128	
0	0	1	0	Block 0 to 125	000000h-7DFFFFh	8064KB	Lower 126/128	
0	0	1	1	Block 0 to 123	000000h-7BFFFFh	7936KB	Lower 124/128	
0	1	0	0	Block 0 to 119	000000h-77FFFh	7680KB	Lower 120/128	
0	1	0	1	Block 0 to 111	000000h-6FFFFh	7168KB	Lower 112/128	
0	1	1	0	Block 0 to 95	000000h-5FFFFh	6144KB	Lower 96/128	
0	1	1	1	All	000000h-7FFFFh	8192KB	All	
1	0	0	0	None	None	None	None	
1	0	0	1	Block 127 to 1	7FFFFFh-010000h	8128KB	Upper 127/128	
1	0	1	0	Block 127 to 2	7FFFFFh-020000h	8064KB	Upper 126/128	
1	0	1	1	Block 127 to 4	7FFFFFh-040000h	7936KB	Upper 124/128	
1	1	0	0	Block 127 to 8	7FFFFFh-080000h	7680KB	Upper 120/128	
1	1	0	1	Block 127 to 16	7FFFFFh-100000h	7168KB	Upper 112/128	
1	1	1	0	Block 127 to 32	7FFFFh-200000h	6144KB	Upper 96/128	
1	1	1	1	All	7FFFFFh-000000h	8192KB	All	

#### **INSTRUCTIONS**

All instructions, addresses and data are shifted in and out of the device, most significant bit first. Serial Data Input (DI) is sampled on the first rising edge of Serial Clock (CLK) after Chip Select (CS#) is driven Low. Then, the one-byte instruction code must be shifted in to the device, most significant bit first, on Serial Data Input (DI), each bit being latched on the rising edges of Serial Clock (CLK).

The instruction set is listed in Table 4. Every instruction sequence starts with a one-byte instruction code. Depending on the instruction, this might be followed by address bytes, or by data bytes, or by both or none. Chip Select (CS#) must be driven High after the last bit of the instruction sequence has been shifted in. In the case of a Read Data Bytes (READ), Read Data Bytes at Higher Speed (Fast\_Read), Dual Output Fast Read (3Bh), Dual I/O Fast Read (BBh), Quad Input/Output FAST\_READ (EBh), Read Status Register (RDSR) or Release from Deep Power-down, and Read Device ID (RDI) instruction, the shifted-in instruction sequence is followed by a data-out sequence. Chip Select (CS#) can be driven High after any bit of the data-out sequence is being shifted out.

In the case of a Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR), Write Enable (WREN), Write Disable (WRDI) or Deep Power-down (DP) instruction, Chip Select (CS#) must be driven High exactly at a byte boundary, otherwise the instruction is rejected, and is not executed. That is, Chip Select (CS#) must driven High when the number of clock pulses after Chip Select (CS#) being driven Low is an exact multiple of eight. For Page Program, if at any time the input byte is not a full byte, nothing will happen and WEL will not be reset.

In the case of multi-byte commands of Page Program (PP), and Release from Deep Power Down (RES) minimum number of bytes specified has to be given, without which, the command will be ignored.

In the case of Page Program, if the number of byte after the command is less than 4 (at least 1 data byte), it will be ignored too. In the case of SE and BE, exact 24-bit address is a must, any less or more will cause the command to be ignored.

All attempts to access the memory array during a Write Status Register cycle, Program cycle or Erase cycle are ignored, and the internal Write Status Register cycle, Program cycle or Erase cycle continues unaffected.



#### Table 4A. Instruction Set

Instruction Name	Byte 1 Code	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	n-Bytes
EQPI	38h						
RSTQIO <sup>(2)</sup>	FFh						
Write Enable	06h						
RSTEN	66h						
RST <sup>(1)</sup>	99h						
Write Disable / Exit OTP mode	04h						
Read Status Register	05h	(S7-S0) <sup>(3)</sup>					continuous <sup>(4)</sup>
Write Status Register	01h	S7-S0					
Page Program	02h	A23-A16	A15-A8	A7-A0	D7-D0	Next byte	continuous
Sector Erase / OTP erase	20h	A23-A16	A15-A8	A7-A0			
Block Erase	D8h	A23-A16	A15-A8	A7-A0			
Chip Erase	C7h/ 60h						
Deep Power-down	B9h						
Release from Deep Power-down, and read Device ID	ABh	dummy	dummy	dummy	(ID7-ID0)		(5)
Release from Deep Power-down							
Manufacturer/ Device ID	90h	dummy	dummy	00h 01h	(M7-M0) (ID7-ID0)	(ID7-ID0) (M7-M0)	(6)
Read Identification	9Fh	(M7-M0)	(ID15-ID8)	(ID7-ID0)	(7)		
Enter OTP mode	3Ah						

#### Notes:

- 1. RST command only executed if RSTEN command is executed first. Any intervening command will disable Reset.
- 2. Device accepts eight-clocks command in Standard SPI mode, or two-clocks command in Quad SPI mode
- 3. Data bytes are shifted with Most Significant Bit first. Byte fields with data in parenthesis "()" indicate data being read from the device on the DO pin
  4. The Status Register contents will repeat continuously until CS# terminate the instruction
- 5. The Device ID will repeat continuously until CS# terminates the instruction
- 6. The Manufacturer ID and Device ID bytes will repeat continuously until CS# terminates the instruction. 00h on Byte 4 starts with MID and alternate with DID, 01h on Byte 4 starts with DID and alternate with MID
- 7. (M7-M0): Manufacturer, (ID15-ID8): Memory Type, (ID7-ID0): Memory Capacity



### Table 4B. Instruction Set (Read Instruction)

Instruction Name	Byte 1 Code	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	n-Bytes
Read Data	03h	A23-A16	A15-A8	A7-A0	(D7-D0)	(Next byte)	continuous
Fast Read	0Bh	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(Next Byte) continuous
Dual Output Fast Read	3Bh	A23-A16	A15-A8	A7-A0	dummy	(D7-D0,) <sup>(1)</sup>	(one byte per 4 clocks, continuous)
Dual I/O Fast Read	BBh	A23-A8 <sup>(2)</sup>	A7-A0, dummy <sup>(2)</sup>	(D7-D0,) <sup>(1)</sup>			(one byte per 4 clocks, continuous)
Quad I/O Fast Read	EBh	A23-A0, dummy <sup>(4)</sup>	(dummy, D7-D0) <sup>(5)</sup>	(D7-D0,) <sup>(3)</sup>			(one byte per 2 clocks, continuous)

#### Notes:

1. Dual Output data

 $DQ_0 = (D6, D4, D2, D0)$  $DQ_1 = (D7, D5, D3, D1)$ 

2. Dual Input Address

 $DQ_0 = A22$ , A20, A18, A16, A14, A12, A10, A8; A6, A4, A2, A0, dummy 6, dummy 4, dummy 2, dummy 0  $DQ_1 = A23$ , A21, A19, A17, A15, A13, A11, A9; A7, A5, A3, A1, dummy 7, dummy 5, dummy 3, dummy 1

3. Quad Data

 $\begin{array}{l} DQ_0 = (D4,\, D0,\, \ldots \ldots) \\ DQ_1 = (D5,\, D1,\, \ldots \ldots) \\ DQ_2 = (D6,\, D2,\, \ldots \ldots) \\ DQ_3 = (D7,\, D3,\, \ldots \ldots) \end{array}$ 

4. Quad Input Address

 $DQ_0 = A20$ , A16, A12, A8, A4, A0, dummy 4, dummy 0

 $DQ_1 = A21, A17, A13, A9, A5, A1, dummy 5, dummy 1$ 

 $DQ_2 = A22$ , A18, A14, A10, A6, A2, dummy 6, dummy 2

 $DQ_3 = A23$ , A19, A15, A11, A7, A3, dummy 7, dummy 3

5. Quad I/O Fast Read Data

 $DQ_0 = (dummy 12, dummy 8, dummy 4, dummy 0, D4, D0)$ 

 $DQ_1 = (dummy 13, dummy 9, dummy 5, dummy 1, D5, D1)$ 

 $DQ_2$  = (dummy 14, dummy 10, dummy 6, dummy 2, D6, D2)

 $DQ_3 = (dummy 15, dummy 11, dummy 7, dummy 3, D7, D3)$ 



**Table 5. Manufacturer and Device Identification** 

OP Code	(M7-M0)	(ID15-ID0)	(ID7-ID0)
ABh			16h
90h	1Ch		16h
9Fh	1Ch	3017h	

#### Enable Quad Peripheral Interface mode (EQPI) (38h)

The Enable Quad Peripheral Interface mode (EQPI) instruction will enable the flash device for Quad SPI bus operation. Upon completion of the instruction, all instructions thereafter will be 4-bit multiplexed input/output until a power cycle or "Reset Quad I/O instruction "instruction, as shown in Figure 5. The device did not support the Read Data Bytes (READ) (03h), Dual Output Fast Read (3Bh) and Dual Input/Output FAST\_READ (BBh) modes while the Enable Quad Peripheral Interface mode (EQPI) (38h) turns on.




Figure 5. Enable Quad Peripheral Interface mode Sequence Diagram

#### Reset Quad I/O (RSTQIO) (FFh)

The Reset Quad I/O instruction resets the device to 1-bit Standard SPI operation. To execute a Reset Quad I/O operation, the host drives CS# low, sends the Reset Quad I/O command cycle (FFh) then, drives CS# high. This command can't be used in Standard SPI mode.



#### Reset-Enable (RSTEN) (66h) and Reset (RST) (99h)

The Reset operation is used as a system (software) reset that puts the device in normal operating Ready mode. This operation consists of two commands: Reset-Enable (RSTEN) and Reset (RST).

To reset the EN25Q64 the host drives CS# low, sends the Reset-Enable command (66h), and drives CS# high. Next, the host drives CS# low again, sends the Reset command (99h), and drives CS# high. The Reset operation requires the Reset-Enable command followed by the Reset command. Any command other than the Reset command after the Reset-Enable command will disable the Reset-Enable.

A successful command execution will reset the Status register to data = 00h, see Figure 6 for SPI Mode and Figure 6.1 for Quad Mode. A device reset during an active Program or Erase operation aborts the operation, which can cause the data of the targeted address range to be corrupted or lost. Depending on the prior operation, the reset timing may vary. Recovery from a Write operation requires more software latency time ( $t_{SR}$ ) than recovery from other operations.




Figure 6. Reset-Enable and Reset Sequence Diagram





Figure 6.1 . Reset-Enable and Reset Sequence Diagram under EQPI Mode



#### **Software Reset Flow**



#### Note:

- 1. Reset-Enable (RSTEN) (66h) and Reset (RST) (99h) commands need to match standard SPI or EQPI (quad) mode.
- 2. Continue (Enhance) EB mode need to use quad Reset-Enable (RSTEN) (66h) and quad Reset (RST) (99h) commands.
- 3. If user is not sure it is in SPI or Quad mode, we suggest to execute sequence as follows:

  Quad Reset-Enable (RSTEN) (66h) -> Quad Reset (RST) (99h) -> SPI Reset-Enable (RSTEN) (66h)

  -> SPI Reset (RST) (99h) to reset.
- 4. The reset command could be executed during embedded program and erase process, EQPI mode and Continue EB mode to back to SPI mode.
- 5. This flow cannot release the device from Deep power down mode.
- 6. The Status Register Bit will reset to default value after reset done.
- 7. If user reset device during erase, the embedded reset cycle software reset latency will take about 28us in worst case.



### Write Enable (WREN) (06h)

The Write Enable (WREN) instruction (Figure 7) sets the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE) and Write Status Register (WRSR) instruction.

The Write Enable (WREN) instruction is entered by driving Chip Select (CS#) Low, sending the instruction code, and then driving Chip Select (CS#) High.

The instruction sequence is shown in Figure 8.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 7. Write Enable Instruction Sequence Diagram

#### Write Disable (WRDI) (04h)

The Write Disable instruction (Figure 8) resets the Write Enable Latch (WEL) bit in the Status Register to a 0 or exit from OTP mode to normal mode. The Write Disable instruction is entered by driving Chip Select (CS#) low, shifting the instruction code "04h" into the DI pin and then driving Chip Select (CS#) high. Note that the WEL bit is automatically reset after Power-up and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase (BE) and Chip Erase instructions.

The instruction sequence is shown in Figure 8.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 8. Write Disable Instruction Sequence Diagram






Figure 8.1 Write Enable/Disable Instruction Sequence under EQPI Mode

## Read Status Register (RDSR) (05h)

The Read Status Register (RDSR) instruction allows the Status Register to be read. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write In Progress (WIP) bit before sending a new instruction to the device. It is also possible to read the Status Register continuously, as shown in Figure 9.

The instruction sequence is shown in Figure 9.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 9. Read Status Register Instruction Sequence Diagram






Figure 9.1 Read Status Register Instruction Sequence under EQPI Mode

Table 6. Status Register	Bit Locations
--------------------------	---------------

S	7	S6	S5	S4	S3	S2	S1	S0
SRP Status Register Protect	OTP_LOCK bit (note 1)	WPDIS (WP# disable)	BP3 (Block Protected bits)	BP2 (Block Protected bits)	BP1 (Block Protected bits)	BP0 (Block Protected bits)	WEL (Write Enable Latch)	WIP (Write In Progress bit) (Note 3)
1 = status register write disable	1 = OTP sector is protected	1 = WP# disable 0 = WP# enable	(note 2)	(note 2)	(note 2)	(note 2)	1 = write enable 0 = not write enable	1 = write operation 0 = not in write operation
Non-vol	atile bit	Non-volatile bit	Non-volatile bit.	Non-volatile bit	Non-volatile bit	Non-volatile bit	volatile bit	volatile bit

#### Note

- 1. In OTP mode, SRP bit is served as OTP\_LOCK bit.
- 2. See the table "Protected Area Sizes Sector Organization".

The status and control bits of the Status Register are as follows:

**WIP bit.** The Write In Progress (WIP) bit indicates whether the memory is busy with a Write Status Register, Program or Erase cycle. When set to 1, such a cycle is in progress, when reset to 0 no such cycle is in progress.

**WEL bit.** The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or Erase instruction is accepted.

BP3, BP2, BP1, BP0 bits. The Block Protect (BP3, BP2, BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase instructions. These bits are written with the Write Status Register (WRSR) instruction. When one or both of the Block Protect (BP3, BP2, BP1, BP0) bits is set to 1, the relevant memory area (as defined in Table 3.) becomes protected against Page Program (PP) Sector Erase (SE) and , Block Erase (BE), instructions. The Block Protect (BP3, BP2, BP1, BP0) bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE) instruction is executed if, and only if, all Block Protect (BP3, BP2, BP1, BP0) bits are 0.



**WPDIS** bit. The Write Protect disable (WPDIS) bit, non-volatile bit, when it is reset to "0" (factory default) to enable WP# function or is set to "1" to disable WP# function (can be floating during SPI mode.)

**SRP bit / OTP\_LOCK bit.** The Status Register Protect (SRP) bit operates in conjunction with the Write Protect (WP#) signal. The Status Register Write Protect (SRP) bit and Write Protect (WP#) signal allow the device to be put in the Hardware Protected mode (when the Status Register Protect (SRP) bit is set to 1, and Write Protect (WP#) is driven Low). In this mode, the non-volatile bits of the Status Register (SRP, BP3, BP2, BP1, BP0) become read-only bits and the Write Status Register (WRSR) instruction is no longer accepted for execution.

In OTP mode, this bit serves as OTP\_LOCK bit, user can read/program/erase OTP sector as normal sector while OTP\_LOCK bit value is equal 0, after OTP\_LOCK bit is programmed with 1 by WRSR command, the OTP sector is protected from program and erase operation. The OTP\_LOCK bit can only be programmed once.

**Note**: In OTP mode, the WRSR command will ignore any input data and program OTP\_LOCK bit to 1, user must clear the protect bits before enter OTP mode and program the OTP code, then execute WRSR command to lock the OTP sector before leaving OTP mode.

#### Write Status Register (WRSR) (01h)

The Write Status Register (WRSR) instruction allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded and executed, the device sets the Write Enable Latch (WEL).

The Write Status Register (WRSR) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code and the data byte on Serial Data Input (DI).

The instruction sequence is shown in Figure 10. The Write Status Register (WRSR) instruction has no effect on S1 and S0 of the Status Register. Chip Select (CS#) must be driven High after the eighth bit of the data byte has been latched in. If not, the Write Status Register (WRSR) instruction is not executed. As soon as Chip Select (CS#) is driven High, the self-timed Write Status Register cycle (whose duration is  $t_W$ ) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) instruction allows the user to change the values of the Block Protect (BP3, BP2, BP1, BP0) bits, to define the size of the area that is to be treated as read-only, as defined in Table 3. The Write Status Register (WRSR) instruction also allows the user to set or reset the Status Register Protect (SRP) bit in accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP) bit and Write Protect (WP#) signal allow the device to be put in the Hardware Protected Mode (HPM). The Write Status Register (WRSR) instruction is not executed once the Hardware Protected Mode (HPM) is entered.

The instruction sequence is shown in Figure 10.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.

NOTE: In the OTP mode, WRSR command will ignore input data and program OTP LOCK bit to 1.






Figure 10. Write Status Register Instruction Sequence Diagram




Figure 10.1 Write Status Register Instruction Sequence under EQPI Mode



#### Read Data Bytes (READ) (03h)

The device is first selected by driving Chip Select (CS#) Low. The instruction code for the Read Data Bytes (READ) instruction is followed by a 3-byte address (A23-A0), each bit being latched-in during the rising edge of Serial Clock (CLK). Then the memory contents, at that address, is shifted out on Serial Data Output (DO), each bit being shifted out, at a maximum frequency  $f_R$ , during the falling edge of Serial Clock (CLK).

The instruction sequence is shown in Figure 11. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) instruction. When the highest address is reached, the address counter rolls over to 000000h, allowing the read sequence to be continued indefinitely.

The Read Data Bytes (READ) instruction is terminated by driving Chip Select (CS#) High. Chip Select (CS#) can be driven High at any time during data output. Any Read Data Bytes (READ) instruction, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.




Figure 11. Read Data Instruction Sequence Diagram

#### Read Data Bytes at Higher Speed (FAST\_READ) (0Bh)

The device is first selected by driving Chip Select (CS#) Low. The instruction code for the Read Data Bytes at Higher Speed (FAST\_READ) instruction is followed by a 3-byte address (A23-A0) and a dummy byte, each bit being latched-in during the rising edge of Serial Clock (CLK). Then the memory contents, at that address, is shifted out on Serial Data Output (DO), each bit being shifted out, at a maximum frequency F<sub>R</sub>, during the falling edge of Serial Clock (CLK).

The instruction sequence is shown in Figure 12. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes at Higher Speed (FAST\_READ) instruction. When the highest address is reached, the address counter rolls over to 000000h, allowing the read sequence to be continued indefinitely.

The Read Data Bytes at Higher Speed (FAST\_READ) instruction is terminated by driving Chip Select (CS#) High. Chip Select (CS#) can be driven High at any time during data output. Any Read Data Bytes at Higher Speed (FAST\_READ) instruction, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

The instruction sequence is shown in Figure 12.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.






Figure 12. Fast Read Instruction Sequence Diagram




Figure 12.1 Fast Read Instruction Sequence under EQPI Mode



#### **Dual Output Fast Read (3Bh)**

The Dual Output Fast Read (3Bh) is similar to the standard Fast Read (0Bh) instruction except that data is output on two pins,  $DQ_0$  and  $DQ_1$ , instead of just  $DQ_0$ . This allows data to be transferred from the EN25Q64 at twice the rate of standard SPI devices. The Dual Output Fast Read instruction is ideal for quickly downloading code from to RAM upon power-up or for applications that cache code-segments to RAM for execution.

Similar to the Fast Read instruction, the Dual Output Fast Read instruction can operation at the highest possible frequency of FR (see AC Electrical Characteristics). This is accomplished by adding eight "dummy clocks after the 24-bit address as shown in Figure 13. The dummy clocks allow the device's internal circuits additional time for setting up the initial address. The input data during the dummy clock is "don't care". However, the DI pin should be high-impedance prior to the falling edge of the first data out clock.




Figure 13. Dual Output Fast Read Instruction Sequence Diagram



#### **Dual Input / Output FAST\_READ (BBh)**

The Dual I/O Fast Read (BBh) instruction allows for improved random access while maintaining two IO pins,  $DQ_0$  and  $DQ_1$ . It is similar to the Dual Output Fast Read (3Bh) instruction but with the capability to input the Address bits (A23-0) two bits per clock. This reduced instruction overhead may allow for code execution (XIP) directly from the Dual SPI in some applications.

The Dual I/O Fast Read instruction enable double throughput of Serial Flash in read mode. The address is latched on rising edge of CLK, and data of every two bits (interleave 2 I/O pins) shift out on the falling edge of CLK at a maximum frequency. The first address can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single Dual I/O Fast Read instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing Dual I/O Fast Read instruction, the following address/dummy/data out will perform as 2-bit instead of previous 1-bit, as shown in Figure 14.




Figure 14. Dual Input / Output Fast Read Instruction Sequence Diagram

#### "Quad Input / Output FAST\_READ (EBh)

The Quad Input/Output FAST\_READ (EBh) instruction is similar to the Dual I/O Fast Read (BBh) instruction except that address and data bits are input and output through four pins,  $DQ_0$ ,  $DQ_1$ ,  $DQ_2$  and  $DQ_3$  and six Dummy clocks are required prior to the data output. The Quad I/O dramatically reduces instruction overhead allowing faster random access for code execution (XIP) directly from the Quad SPI.

The Quad Input/Output FAST\_READ (EBh) instruction enable quad throughput of Serial Flash in read mode. The address is latching on rising edge of CLK, and data of every four bits (interleave on 4 I/O pins) shift out on the falling edge of CLK at a maximum frequency F<sub>R</sub>. The first address can be any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single Quad Input/Output FAST\_READ instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing Quad Input/Output FAST\_READ instruction, the following address/dummy/data out will perform



as 4-bit instead of previous 1-bit.

The sequence of issuing Quad Input/Output FAST\_READ (EBh) instruction is: CS# goes low -> sending Quad Input/Output FAST\_READ (EBh) instruction -> 24-bit address interleave on DQ $_3$ , DQ $_2$ , DQ $_1$  and DQ $_0$  -> 6 dummy clocks -> data out interleave on DQ $_3$ , DQ $_2$ , DQ $_1$  and DQ $_0$  -> to end Quad Input/Output FAST\_READ (EBh) operation can use CS# to high at any time during data out, as shown in Figure 15.

The instruction sequence is shown in Figure 15.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 15. Quad Input / Output Fast Read Instruction Sequence Diagram




Figure 15.1. Quad Input / Output Fast Read Instruction Sequence under EQPI Mode



Another sequence of issuing Quad Input/Output FAST\_READ (EBh) instruction especially useful in random access is : CS# goes low -> sending Quad Input/Output FAST\_READ (EBh) instruction -> 24-bit address interleave on DQ3, DQ2, DQ1 and DQ0 -> performance enhance toggling bit P[7:0] -> 4 dummy clocks -> data out interleave on DQ3, DQ2, DQ1 and DQ0 till CS# goes high -> CS# goes low (reduce Quad Input/Output FAST\_READ (EBh) instruction) -> 24-bit random access address, as shown in Figure 16.

In the performance – enhancing mode, P[7:4] must be toggling with P[3:0]; likewise P[7:0] = A5h, 5Ah, F0h or 0Fh can make this mode continue and reduce the next Quad Input/Output FAST\_READ (EBh) instruction. Once P[7:4] is no longer toggling with P[3:0]; likewise P[7:0] = FFh, 00h, AAh or 55h. And afterwards CS# is raised, the system then will escape from performance enhance mode and return to normal operation.

While Program/ Erase/ Write Status Register is in progress, Quad Input/Output FAST\_READ (EBh) instruction is rejected without impact on the Program/ Erase/ Write Status Register current cycle.

The instruction sequence is shown in Figure 16.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.






Figure 16. Quad Input/Output Fast Read Enhance Performance Mode Sequence Diagram






Figure 16.1 Quad Input/Output Fast Read Enhance Performance Mode Sequence under EQPI Mode



#### Page Program (PP) (02h)

The Page Program (PP) instruction allows bytes to be programmed in the memory. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Page Program (PP) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code, three address bytes and at least one data byte on Serial Data Input (DI). If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 17. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 Data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page.

Chip Select (CS#) must be driven High after the eighth bit of the last data byte has been latched in, otherwise the Page Program (PP) instruction is not executed.

As soon as Chip Select (CS#) is driven High, the self-timed Page Program cycle (whose duration is  $t_{PP}$ ) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) instruction applied to a page which is protected by the Block Protect (BP3, BP2, BP1, BP0) bits (see Table 3) is not executed.

The instruction sequence is shown in Figure 17.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 17. Page Program Instruction Sequence Diagram






Figure 17.1 Program Instruction Sequence under EQPI Mode

#### Sector Erase (SE) (20h)

The Sector Erase (SE) instruction sets to 1 (FFh) all bits inside the chosen sector. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Sector Erase (SE) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code, and three address bytes on Serial Data Input (DI). Any address inside the Sector (see Table 2) is a valid address for the Sector Erase (SE) instruction. Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 18. Chip Select (CS#) must be driven High after the eighth bit of the last address byte has been latched in, otherwise the Sector Erase (SE) instruction is not executed. As soon as Chip Select (CS#) is driven High, the self-timed Sector Erase cycle (whose duration is  $t_{SE}$ ) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Sector Erase (SE) instruction applied to a sector which is protected by the Block Protect (BP3, BP2, BP1, BP0) bits (see Table 3) is not executed.

The instruction sequence is shown in Figure 19.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.






Figure 18. Sector Erase Instruction Sequence Diagram

### Block Erase (BE) (D8h)

The Block Erase (BE) instruction sets to 1 (FFh) all bits inside the chosen block. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Block Erase (BE) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code, and three address bytes on Serial Data Input (DI). Any address inside the Block (see Table 2) is a valid address for the Block Erase (BE) instruction. Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 19. Chip Select (CS#) must be driven High after the eighth bit of the last address byte has been latched in, otherwise the Block Erase (BE) instruction is not executed. As soon as Chip Select (CS#) is driven High, the self-timed Block Erase cycle (whose duration is  $t_{BE}$ ) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Block Erase (BE) instruction applied to a block which is protected by the Block Protect (BP3, BP2, BP1, BP0) bits (see Table 3) is not executed.

The instruction sequence is shown in Figure 19.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.






Figure 19. Block Erase Instruction Sequence Diagram




Figure 19.1 Block/Sector Erase Instruction Sequence under EQPI Mode



# Chip Erase (CE) (C7h/60h)

The Chip Erase (CE) instruction sets all bits to 1 (FFh). Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Chip Erase (CE) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code on Serial Data Input (DI). Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 20. Chip Select (CS#) must be driven High after the eighth bit of the instruction code has been latched in, otherwise the Chip Erase instruction is not executed. As soon as Chip Select (CS#) is driven High, the self-timed Chip Erase cycle (whose duration is  $t_{CE}$ ) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

The Chip Erase (CE) instruction is executed only if all Block Protect (BP3, BP2, BP1, BP0) bits are 0. The Chip Erase (CE) instruction is ignored if one, or more blocks are protected.

The instruction sequence is shown in Figure 20.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 20. Chip Erase Instruction Sequence Diagram






Figure 20.1 Chip Erase Sequence under EQPI Mode

## Deep Power-down (DP) (B9h)

Executing the Deep Power-down (DP) instruction is the only way to put the device in the lowest consumption mode (the Deep Power-down mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase instructions.

Driving Chip Select (CS#) High deselects the device, and puts the device in the Standby mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-down mode. The Deep Power-down mode can only be entered by executing the Deep Power-down (DP) instruction, to reduce the standby current (from  $I_{CC1}$  to  $I_{CC2}$ , as specified in Table 9.)

Once the device has entered the Deep Power-down mode, all instructions are ignored except the Release from Deep Power-down and Read Device ID (RDI) instruction. This releases the device from this mode. The Release from Deep Power-down and Read Device ID (RDI) instruction also allows the Device ID of the device to be output on Serial Data Output (DO).

The Deep Power-down mode automatically stops at Power-down, and the device always Powers-up in the Standby mode. The Deep Power-down (DP) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code on Serial Data Input (DI). Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 21. Chip Select (CS#) must be driven High after the eighth bit of the instruction code has been latched in, otherwise the Deep Power-down (DP) instruction is not executed. As soon as Chip Select (CS#) is driven High, it requires a delay of  $t_{DP}$  before the supply current is reduced to  $t_{CC2}$  and the Deep Power-down mode is entered.

Any Deep Power-down (DP) instruction, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.






Figure 21. Deep Power-down Instruction Sequence Diagram

### Release from Deep Power-down and Read Device ID (RDI)

Once the device has entered the Deep Power-down mode, all instructions are ignored except the Release from Deep Power-down and Read Device ID (RDI) instruction. Executing this instruction takes the device out of the Deep Power-down mode.

Please note that this is not the same as, or even a subset of, the JEDEC 16-bit Electronic Signature that is read by the Read Identifier (RDID) instruction. The old-style Electronic Signature is supported for reasons of backward compatibility, only, and should not be used for new designs. New designs should, instead, make use of the JEDEC 16-bit Electronic Signature, and the Read Identifier (RDID) instruction.

When used only to release the device from the power-down state, the instruction is issued by driving the CS# pin low, shifting the instruction code "ABh" and driving CS# high as shown in Figure 22. After the time duration of  $t_{RES1}$  (See AC Characteristics) the device will resume normal operation and other instructions will be accepted. The CS# pin must remain high during the  $t_{RES1}$  time duration.

When used only to obtain the Device ID while not in the power-down state, the instruction is initiated by driving the CS# pin low and shifting the instruction code "ABh" followed by 3-dummy bytes. The Device ID bits are then shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 23. The Device ID value for the EN25Q64 are listed in Table 5. The Device ID can be read continuously. The instruction is completed by driving CS# high.

When Chip Select (CS#) is driven High, the device is put in the Stand-by Power mode. If the device was not previously in the Deep Power-down mode, the transition to the Stand-by Power mode is immediate. If the device was previously in the Deep Power-down mode, though, the transition to the Standby Power mode is delayed by t<sub>RES2</sub>, and Chip Select (CS#) must remain High for at least t<sub>RES2</sub> (max), as specified in Table 11. Once in the Stand-by Power mode, the device waits to be selected, so that it can receive, decode and execute instructions.

Except while an Erase, Program or Write Status Register cycle is in progress, the Release from Deep Power-down and Read Device ID (RDI) instruction always provides access to the 8bit Device ID of the device, and can be applied even if the Deep Power-down mode has not been entered.

Any Release from Deep Power-down and Read Device ID (RDI) instruction while an Erase, Program or Write Status Register cycle is in progress, is not decoded, and has no effect on the cycle that is in progress.






Figure 22. Release Power-down Instruction Sequence Diagram




Figure 23. Release Power-down / Device ID Instruction Sequence Diagram

## Read Manufacturer / Device ID (90h)

The Read Manufacturer/Device ID instruction is an alternative to the Release from Power-down / Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID

The Read Manufacturer/Device ID instruction is very similar to the Release from Power-down / Device ID instruction. The instruction is initiated by driving the CS# pin low and shifting the instruction code "90h" followed by a 24-bit address (A23-A0) of 000000h. After which, the Manufacturer ID for Eon (1Ch) and the Device ID are shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 24. The Device ID values for the EN25Q64 are listed in Table 5. If the 24-bit address is initially set to 000001h the Device ID will be read first

The instruction sequence is shown in Figure 24.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.






Figure 24. Read Manufacturer / Device ID Diagram




Figure 24.1. Read Manufacturer / Device ID Diagram under EQPI Mode



## Read Identification (RDID) (9Fh)

The Read Identification (RDID) instruction allows the 8-bit manufacturer identification to be read, followed by two bytes of device identification. The device identification indicates the memory type in the first byte , and the memory capacity of the device in the second byte .

Any Read Identification (RDID) instruction while an Erase or Program cycle is in progress, is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) instruction should not be issued while the device is in Deep Power down mode.

The device is first selected by driving Chip Select Low. Then, the 8-bit instruction code for the instruction is shifted in. This is followed by the 24-bit device identification, stored in the memory, being shifted out on Serial Data Output, each bit being shifted out during the falling edge of Serial Clock. The instruction sequence is shown in Figure 25. The Read Identification (RDID) instruction is terminated by driving Chip Select High at any time during data output.

When Chip Select is driven High, the device is put in the Standby Power mode. Once in the Standby Power mode, the device waits to be selected, so that it can receive, decode and execute instructions.

The instruction sequence is shown in Figure 25.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 25. Read Identification (RDID)






Figure 25.1. Read Identification (RDID) under EQPI Mode

# **Enter OTP Mode (3Ah)**

This Flash has an extra 512 bytes OTP sector, user must issue ENTER OTP MODE command to read, program or erase OTP sector. After entering OTP mode, the OTP sector is mapping to sector 2047, **SRP bit** becomes OTP\_LOCK bit and can be read with RDSR command. Program / Erase command will be disabled when OTP LOCK bit is '1'

WRSR command will ignore the input data and program OTP\_LOCK bit to 1.

User must clear the protect bits before enter OTP mode.

OTP sector can only be program and erase before OTP\_LOCK bit is set to '1' and BP [3:0] = '0000'. In OTP mode, user can read other sectors, but program/erase other sectors only allowed when OTP\_LOCK bit equal to '0'.

User can use WRDI (04h) command to exit OTP mode.

While in OTP mode, user can use Sector Erase (20h) command only to erase OTP data.

The instruction sequence is shown in Figure 26.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.

**Table 7. OTP Sector Address** 

Sector	Sector Size	Address Range
2047	512 byte	7FF000h – 7FF1FFh

Note: The OTP sector is mapping to sector 2047






Figure 26. Enter OTP Mode




Figure 26.1 Enter OTP Mode Sequence under EQPI Mode



# **Power-up Timing**




Figure 27. Power-up Timing

Table 8. Power-Up Timing and Write Inhibit Threshold

Symbol	Parameter	Min.	Max.	Unit
t <sub>VSL</sub> (1)	VCC(min) to CS# low	10		μs
t <sub>PUW</sub> (1)	Time delay to Write instruction	1	10	ms
VWI(1)	Write Inhibit Voltage	1	2.5	٧

## Note:

- 1. The parameters are characterized only.
- 2. VCC (max.) is 3.6V and VCC (min.) is 2.7V

# **INITIAL DELIVERY STATE**

The device is delivered with the memory array erased: all bits are set to 1 (each byte contains FFh). The Status Register contains 00h (all Status Register bits are 0).



# **Table 9. DC Characteristics**

 $(T_a = -40^{\circ}C \text{ to } 85^{\circ}C; V_{CC} = 2.7-3.6V)$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
I <sub>LI</sub>	Input Leakage Current			± 2	μΑ
I <sub>LO</sub>	Output Leakage Current			± 2	μΑ
I <sub>CC1</sub>	Standby Current	$CS\# = V_{CC}, V_{IN} = V_{SS} \text{ or } V_{CC}$		20	μΑ
I <sub>CC2</sub>	Deep Power-down Current	$CS\# = V_{CC}, V_{IN} = V_{SS} \text{ or } V_{CC}$		20	μΑ
loos	Operating Current (READ)	CLK = $0.1 V_{CC} / 0.9 V_{CC}$ at 104MHz, DQ = open		25	mA
ICC3	Operating Current (READ)	CLK = 0.1 V <sub>CC</sub> / 0.9 V <sub>CC</sub> at 80MHz, DQ = open		20	mA
I <sub>CC4</sub>	Operating Current (PP)	CS# = V <sub>CC</sub>		28	mA
I <sub>CC5</sub>	Operating Current (WRSR)	CS# = V <sub>CC</sub>		18	mA
I <sub>CC6</sub>	Operating Current (SE)	CS# = V <sub>CC</sub>		25	mA
I <sub>CC7</sub>	Operating Current (BE)	CS# = V <sub>CC</sub>		25	mA
$V_{IL}$	Input Low Voltage		- 0.5	0.2 V <sub>CC</sub>	V
V <sub>IH</sub>	Input High Voltage		0.7V <sub>CC</sub>	V <sub>CC</sub> +0.4	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 1.6 mA		0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0.2		V

# **Table 10. AC Measurement Conditions**

Symbol	Parameter	Min.	Max.	Unit
C <sub>L</sub>	Load Capacitance 20/30		/30	pF
	Input Rise and Fall Times		5	ns
	Input Pulse Voltages	0.2V <sub>CC</sub> t	o 0.8V <sub>CC</sub>	V
	Input Timing Reference Voltages	0.3V <sub>CC</sub> to 0.7V <sub>CC</sub>		V
	Output Timing Reference Voltages	V <sub>CC</sub>	,/2	V

## Notes:

1.  $C_L = 20 \text{ pF}$  when CLK = 104MHz,  $C_L = 30 \text{ pF}$  when CLK = 80MHz,




Figure 28. AC Measurement I/O Waveform



**Table 11. AC Characteristics** 

 $(T_a = -40^{\circ}C \text{ to } 85^{\circ}C; V_{CC} = 2.7-3.6V)$ 

Symbol	Alt	Parameter		Min	Тур	Max	Unit
F <sub>R</sub>	f <sub>C</sub>	WRDI, WRSR	SE, BE, DP, RES, WREN,	D.C.		104	MHz
		Serial Clock Freque RDSR, RDID, Dual		D.C.		80	MHz
$f_R$		Serial Clock Freque Read	ncy for READ, Quad I/O Fast	D.C.		50	MHz
t <sub>CH</sub> <sup>1</sup>		Serial Clock High Ti	me	4			ns
t <sub>CL</sub> 1		Serial Clock Low Tir	me	4			ns
t <sub>CLCH</sub> <sup>2</sup>		Serial Clock Rise Ti	me (Slew Rate)	0.1			V / ns
t <sub>CHCL</sub> <sup>2</sup>		Serial Clock Fall Tin	ne (Slew Rate)	0.1			V / ns
t <sub>slCH</sub>	t <sub>CSS</sub>	CS# Active Setup T	ime (Relative to CLK)	5			ns
t <sub>chsh</sub>		CS# Active Hold Tin	ne (Relative to CLK)	5			ns
t <sub>shch</sub>		CS# Not Active Setu	up Time (Relative to CLK)	5			ns
t <sub>CHSL</sub>		CS# Not Active Hold	d Time (Relative to CLK)	5			ns
t <sub>shsL</sub>	t <sub>CSH</sub>	CS# High Time for r		15 50			ns ns
t <sub>SHQZ</sub> <sup>2</sup>	t <sub>DIS</sub>	Output Disable Time	е			6	ns
t <sub>CLQX</sub>	t <sub>HO</sub>	Output Hold Time		0			ns
t <sub>DVCH</sub>	t <sub>DSU</sub>	Data In Setup Time		2			ns
t <sub>CHDX</sub>	t <sub>DH</sub>	Data In Hold Time		5			ns
t <sub>CLQV</sub>	$t_{\vee}$	Output Valid from C	LK			8	ns
t <sub>whsL</sub> ³		Write Protect Setup	Time before CS# Low	20			ns
t <sub>SHWL</sub> 3		Write Protect Hold 7	ime after CS# High	100			ns
t <sub>DP</sub> <sup>2</sup>		CS# High to Deep F	Power-down Mode			3	μs
t <sub>RES1</sub> <sup>2</sup>		CS# High to Standb Signature read	y Mode without Electronic			3	μs
t <sub>RES2</sub> 2		CS# High to Standb Signature read	y Mode with Electronic			1.8	μs
$t_W$		Write Status Registe	er Cycle Time		15	50	ms
t <sub>PP</sub>		Page Programming	Time		1.3	5	ms
t <sub>SE</sub>		Sector Erase Time			0.06	0.3	s
t <sub>BE</sub>		Block Erase Time			0.3	2	s
t <sub>CE</sub>		Chip Erase Time			30	70	s
	t	Software Reset	WIP = write operation			28	μs
	t <sub>SR</sub>	Latency	WIP = not in write operation			0	μs

Note: 1. t<sub>CH</sub> + t<sub>CL</sub> must be greater than or equal to 1/ f<sub>C</sub>

2. Value guaranteed by characterization, not 100% tested in production.

3. Only applicable as a constraint for a Write status Register instruction when Status Register Protect Bit is set at 1.






Figure 29. Serial Output Timing




Figure 30. Input Timing



# **ABSOLUTE MAXIMUM RATINGS**

Stresses above the values so mentioned above may cause permanent damage to the device. These values are for a stress rating only and do not imply that the device should be operated at conditions up to or above these values. Exposure of the device to the maximum rating values for extended periods of time may adversely affect the device reliability.

Parameter	Value	Unit
Storage Temperature	-65 to +150	°C
Plastic Packages	-65 to +125	°C
Output Short Circuit Current <sup>1</sup>	200	mA
Input and Output Voltage (with respect to ground) 2	-0.5 to +4.0	V
Vcc	-0.5 to +4.0	V

#### Notes:


- 1. No more than one output shorted at a time. Duration of the short circuit should not be greater than one second.
- Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, inputs may undershoot V<sub>ss</sub> to -1.0V for periods of up to 50ns and to -2.0 V for periods of up to 20ns. See figure below. Maximum DC voltage on output and I/O pins is V<sub>cc</sub> + 0.5 V. During voltage transitions, outputs may overshoot to V<sub>cc</sub> + 1.5 V for periods up to 20ns. See figure below.


# RECOMMENDED OPERATING RANGES 1


Parameter	Value	Unit
Ambient Operating Temperature Industrial Devices	-40 to 85	°C
Operating Supply Voltage Vcc	Full: 2.7 to 3.6	V

#### Notes:

<sup>1.</sup> Recommended Operating Ranges define those limits between which the functionality of the device is guaranteed.







Maximum Positive Overshoot Waveform



# **Table 12. DATA RETENTION and ENDURANCE**

Parameter Description	Test Conditions	Min	Unit
	150°C	10	Years
Data Retention Time	125°C	20	Years
Erase/Program Endurance	-40 to 85 °C	100k	cycles

# **Table 13. CAPACITANCE**

 $(V_{CC} = 2.7-3.6V)$ 


Parameter Symbol	Parameter Description	Test Setup	Тур	Max	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0		6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0		8	pF


**Note :** Sampled only, not 100% tested, at  $T_A = 25^{\circ}C$  and a frequency of 20MHz.





# **PACKAGE MECHANICAL**

Figure 31. SOP 200 mil ( official name = 208 mil )










SYMBOL	DIN	MENSION IN I	MM
STIVIBOL	MIN.	NOR	MAX
Α	1.75	1.975	2.20
A1	0.05	0.15	0.25
A2	1.70	1.825	1.95
D	5.15	5.275	5.40
E	7.70	7.90	8.10
E1	5.15	5.275	5.40
е		1.27	
b	0.35	0.425	0.50
L	0.5	0.65	0.80
θ	00	<b>4</b> <sup>0</sup>	8 <sup>0</sup>

Note: 1. Coplanarity: 0.1 mm

2. Max. allowable mold flash is 0.15 mm at the pkg ends, 0.25 mm between leads.



Figure 32. VDFN 8 ( 5x6 mm )




# Controlling dimensions are in millimeters (mm).

SYMBOL	DIMENSION IN MM			
STWIDUL	MIN.	NOR	MAX	
Α	0.70	0.75	0.80	
A1	0.00	0.02	0.04	
A2		0.20		
D	5.90	6.00	6.10	
E	4.90	5.00	5.10	
D2	3.30	3.40	3.50	
E2	3.90	4.00	4.10	
е		1.27		
b	0.35	0.40	0.45	
L	0.55	0.60	0.65	

Note: 1. Coplanarity: 0.1 mm



Figure 33. VDFN 8 ( 6x8 mm )



A2	· <del>-</del>   -
Α-	

## Notice:


This package can't contact to metal trace or pad on board due to expose metal pad underneath the package.


SYMBOL	DIMENSION IN MM		
	MIN.	NOR	MAX
Α	0.70	0.75	0.80
<b>A</b> 1	0.00	0.02	0.05
A2		0.20	
D	7.90	8.00	8.10
E	5.90	6.00	6.10
D1	4.65	4.70	4.75
E1	4.55	4.60	4.65
е		1.27	
b	0.35	0.40	0.48
L	0.4	0.50	0.60

Note : 1. Coplanarity: 0.1 mm



Figure 34. PDIP8






SYMBOL	DIMENSION IN INCH		
	MIN.	NOR	MAX
Α			0.210
<b>A</b> 1	0.015		
A2	0.125	0.130	0.135
D	0.355	0.365	0.400
E	0.300	0.310	0.320
E1	0.245	0.250	0.255
L	0.115	0.130	0.150
e <sub>B</sub>	0.310	0.350	0.375
Θ٥	0	7	15



Figure 35. 16 LEAD SOP 300 mil




SYMBOL	DIMENSION IN MM		
	MIN.	NOR	MAX
Α			2.65
A1	0.10	0.20	0.30
A2	2.25		2.40
С	0.20	0.25	0.30
D	10.10	10.30	10.50
E	10.00		10.65
E1	7.40	7.50	7.60
е		1.27	
b	0.31		0.51
L	0.4		1.27
θ	00	5 <sup>0</sup>	8°

Note: 1. Coplanarity: 0.1 mm



Figure 36. 24-ball Thin Profile Fine-Pitch Ball Grid Array (6 x 8 mm) Package



SYMBOL	DIMENSION IN MM		
	MN	NOR	MAX
Α			1.20
A1	0.27		0.37
A2		0.21 REF	
A3		0.54 REF	
D		6 BSC	
E		8 BSC	
DI	-	3.00	
E1		5.00	
е		1.00	
b		0.40	



# **Purpose**

Eon Silicon Solution Inc. (hereinafter called "Eon") is going to provide its products' top marking on ICs with < cFeon > from January 1<sup>st</sup>, 2009, and without any change of the part number and the compositions of the Ics. Eon is still keeping the promise of quality for all the products with the same as that of Eon delivered before. Please be advised with the change and appreciate your kindly cooperation and fully support Eon's product family.

# **Eon products' Top Marking**



# cFeon Top Marking Example:

# cFeon


Part Number: XXXX-XXX
Lot Number: XXXXX
Date Code: XXXXX

# For More Information

Please contact your local sales office for additional information about Eon memory solutions.



# **ORDERING INFORMATION**



**BASE PART NUMBER** 

EN = Eon Silicon Solution Inc. 25Q = 3V Serial Flash with 4KB Uniform-Sector, Dual and Quad I/O 64 = 64 Megabit (8192K x 8)



# **Revisions List**

Revision No	Description	Date
Α	Initial Release	2009/03/12
В	<ol> <li>Update Block and Chip erase time (typ.) parameter on page 1 and 39.         <ol> <li>Block erase: from 0.4s to 0.5s</li> <li>Chip erase: from 15s to 30s</li> </ol> </li> <li>Add the Reset-Enable (RETEN), Reset (RST) commands and Software Reset Flow on page 14, 16 and 17.</li> <li>Add the description of OTP erase command on page 14, page 36.</li> <li>Add the SR5 fail bit information in the table 7 Suspend Status Register Bit Locations on page 21 and 22.</li> <li>Modify some parameter values in Table 12 on page 39.         <ol> <li>Modify RDSR, RDID from 50 to 80MHz</li> <li>Modify t<sub>CSH</sub> CS# High Time (min.) from100ns to 15ns for read and 50ns for program/erase.</li> <li>Modify t<sub>WS</sub> Write Suspend Latency (max.) from 10μs to 20μs.</li> <li>Add the t<sub>SR</sub> Software Reset Latency value (max.).</li> </ol> </li> </ol>	2009/04/28
С	<ol> <li>Add Figure 4. Quad SPI Modes on page 11.</li> <li>Update Software Reset Flow on page 17.</li> <li>Add Figure 8.1 Write Enable/Disable Instruction Sequence under EQIO Mode on page 19.</li> <li>Add Figure 9.1 Read Status Register Instruction Sequence under EQIO Mode on page 20.</li> <li>Add Figure 10.1 Read Suspend Status Register Instruction Sequence under EQIO Mode on page 22.</li> <li>Add Figure 11.1 Write Status Register Instruction Sequence under EQIO Mode on page 24.</li> <li>Add Figure 13.1 Fast Read Instruction Sequence under EQIO Mode on page 26.</li> <li>Add Figure 16.1. Quad Input / Output Fast Read Instruction Sequence under EQIO Mode on page 29.</li> <li>Add Figure 17.1 Quad Input/Output Fast Read Enhance Performance Mode Sequence under EQIO Mode on page 32.</li> <li>Add Figure 18.1 Program Instruction Sequence under EQIO Mode on page 34.</li> <li>Add Figure 19. Write Suspend Instruction Sequence Diagram on page 34.</li> <li>Add Figure 20.1 Write Resume Instruction Sequence Diagram on page 35.</li> <li>Figure 20.1 Write Suspend/Resume Instruction Sequence under EQIO Mode on page 36.</li> <li>Add Figure 22.1 Block/Sector Erase Instruction Sequence under EQIO Mode on page 38.</li> <li>Add Figure 23.1 Chip Erase Sequence under EQIO Mode on page 40.</li> <li>Add Figure 28.1. Read Manufacturer / Device ID Diagram under EQIO Add Mode on page 43.</li> <li>Add Figure 29.1 Enter OTP Mode Sequence under EQIO Mode on page 46.</li> </ol>	2009/07/27
D	Add Figure 21. Write Suspend/Resume Flow on page 37	2009/09/01
E	<ol> <li>For the standard SPI (single mode), change the speed from 100MHz to 104MHz. For the dual and quad SPI, change the speed from 80MHz to 50MHz.</li> <li>Add the package option of VDFN 8 (6 mm x 8 mm).</li> <li>Modify Table 10. DC Characteristics I<sub>CC1</sub> (Standby) and I<sub>CC2</sub> (Deep Power-down) Current from 5µA to 20µA on page 49.</li> </ol>	2009/10/19



# **Revisions List**

Revision No	Description	Date	
	1. Add 8-pin PDIP package option		
	2. Add 24-ball Ball Grid Array (6 x 8 mm) package option		
F	3. For the dual and quad SPI, change the speed from 50MHz to 80MHz.	2010/02/05	
	Remove Write Suspend and Write Resume information.		
	5. Modify Software Reset Latency from 20µs to 28µs on page 47.		
	Update AC Characteristics in Table 11 on page 47.		
G	(1). Sector Erase time from 0.09s to 0.06s (typ.)	2010/04/19	
	(2). Block Erase time from 0.5s to 0.3s (typ.)		
	1. Rename 38h command from Enable Quad I/O (EQIO) to Enable Quad		
Н	Peripheral Interface mode (EQPI).	2011/01/10	
	2. Revise the speed of Quad SPI from 80MHz to 50MHz.	2011/01/10	
	3. Revise the Chip Erase Time (Max.) from 50s to 70s on page47.		
	1. Update Write Status Register Cycle Time from 10 (typ.) /15 (max.) ms to 15		
I	(typ.) / 50 (max.) ms on page 47.	2011/04/18	
	2. Rename 24 Ball package from BGA to TFBGA.		
	1. Add the note "5. This flow cannot release the device from Deep power		
J	down mode." on page 19.	2011/07/07	
	2. Correct the typo of 6 dummy clocks for EBh command on page 28.		